Abstract -In this paper, a new coupled inductor DC-DC converter with a high step-up voltage gain is proposed. It is developed from a clamp-mode coupled-inductor boost converter by incorporating an additional capacitor and diode. The proposed converter is able to achieve the higher voltage gain, while still retaining the switch voltage clamp property of its predecessor. In the paper, operation and analysis of the proposed converter are described. Experimental results from a prototype converter are presented to verify the validity of the analysis. The prototype circuit attains the highest efficiency of 92.8%.
Introduction
Nowadays, a DC-DC converter with a high step-up voltage gain has become an essential component in modern power electronics applications [1] [2] [3] . For example, in automobile head lamps, a DC -DC converter is required to increase a battery voltage of 12V into 100V to supply a high-frequency inverter that drives a High Intensity Discharge (HID) lamp. In telecommunication centers, a power supply for a server computer is capable of working with dual input sources from an AC main and a 48V backup battery. The battery voltage is fed to the power supply via a front-end DC-DC converter. When the main power outage occurs, the front-end converter provides a backup power by boosting the battery voltage into a 380V bus voltage to continually supply downstream converters in the power supply system. Therefore, the server computer can continue to function despite the main power failure. Lastly, in power generation by solar PV or fuel cells, a DC-DC converter is often used to boost a small DC voltage generated from these renewable sources to a suitable value for a gird connected inverter. The DC-DC converters used in the above applications have the following common characteristics: (1) high step-up voltage gain, (2) high efficiency, and (3) no electrical isolation between input and output. The conventional power electronic circuit used for stepping up a DC voltage is a boost converter. In theory, the boost converter can produce a high voltage gain when operated at an extreme duty cycle (i.e. the duty cycle approaching one). However, in practice, due to component non-idealities, such as the inductor resistance, the diode forward voltage drop, the switch on-state resistance etc., losses and voltage drops in the circuit increase with the increasing duty cycle. As a result, the efficiency and voltage gain of the boost converter are degraded, when the duty cycle is large [4, 5] . Besides, operating the boost converter at the extreme duty cycle means its rectifier diode has less time to conduct. The diode current thus becomes a narrow pulse with high current amplitude, which is responsible for a severe reversed recovery loss and EMI problems.
A simple solution to increase the voltage gain without extending the duty cycle is to use a cascade boost converter, in which two or more boost converters are connected in series [6] . This method, however, requires more power switches, i.e. one power switch per one boost stage, and suffers from low overall efficiency when a number of the boost stage is increased. In [7] [8] [9] [10] , an N-stage cascade boost converter with one active switch is proposed. It uses only one power switch and has the same voltage gain as the N boost converters connected in series. The main drawbacks of this topology, nonetheless, are high current and voltage stresses associated with the power switch, and the low efficiency due to multi-stage power processing. High gain DC-DC converters based on a coupled inductor [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] can overcome the efficiency and voltage stress problems of the aforementioned cascade converter. The coupled inductor converters achieve the high voltage gain by utilizing the coupled inductor's turn ratio, instead of cascading multiple boost stages, hence leading to the improved efficiency. Moreover, unlike the cascade converter which subjects its power switch to the output voltage during turn-off, a power switch in the coupled inductor converters operates with less voltage stress as the turn-off voltage is usually considerably less than the output voltage. In this respect, the advantage of the coupled inductor converters over the cascade converter becomes distinct when the output voltage is high. Among many coupled inductor converters, a clamp-mode coupledinductor boost converter [12] is a very attractive topology. Its salient features include: (1) a simple circuit structure using only one power switch, (2) high voltage gain controlled by the coupled inductor's turn ratio, (3) a switch voltage clamp reducing the device voltage stress, and (4) high efficiency.
This paper proposes a new coupled inductor DC-DC converter with a high step-up voltage gain. It is developed from a clamp-mode coupled-inductor boost converter by incorporating an additional capacitor and diode. The proposed converter is able to achieve the higher voltage gain, while still retaining the switch voltage clamp property of its predecessor. Furthermore, the laboratory prototype demonstrates that the proposed converter operates with high efficiency. The reminder of this paper is organized as follows. Section 2 explains the evolution of the proposed converter. Section 3 describes the converter operation and analysis. Section 4 further simplifies the converter analysis via waveform approximation to facilitate the derivation of important current equations. Section 5 presents experimental results from the prototype converter. The results are used to verify validity of the analysis. Finally, conclusions are drawn in Section 6.
Evolution of Proposed Converter
The clamp-mode coupled-inductor boost converter is shown in Fig. 1(a) . The coupled inductor has two windings, with N 1 and N 2 being a number of turns of primary and secondary windings. D 1 and C 1 constitute a clamp circuit. When SW is turned on, energy is stored in the coupled inductor, and the output capacitor C 3 is discharged to supply the load current. When SW is turned off, the stored energy is released to charge the output capacitor. Meanwhile, D 1 is turned on and the switch voltage is clamped to V C1. During this turn-off interval, the output voltage is given by the sum of the input voltage and the induced voltages on the primary and secondary windings, which are additive. It is shown in [11, 12] that the voltage gain and clamp voltage of the clamp-mode coupledinductor boost converter are given by
where n =N 2 /N 1 is the coupled inductor's turn ratio and D is a duty cycle of SW. As seen in (1) and (2), the switch clamp voltage, V C1 , is lower than the output voltage, resulting in the low voltage stress on SW. Consequently, the switch can be implemented by an inexpensive lowvoltage rated power MOSFET.
(a) The proposed converter in Fig. 1(b) is derived from the clamp-mode boost converter in Fig. 1(a) by the addition of C 2 -D 2 . Similar to its predecessor, the proposed converter stores energy in the coupled inductor during SW turn-on. When SW is turned off, the stored energy is released to charge the output capacitor and the switch voltage is clamped to V C1 via D 1 . During this turn-off interval, the output voltage is given by the sum of the input voltage, the induced voltages on the primary and secondary windings which are additive, and the voltage across C 2 (i.e. V C2 ). The additional voltage provided by C 2 helps increase the output voltage of the proposed converter, allowing it to achieve a higher voltage gain than the clamp-mode boost converter.
Other circuit variations of the proposed converter are depicted in Fig. 2 . They are obtained by repositioning C 1 -D 1 , C 2 -D 2 , and C 3 of the circuit in Fig. 1(b) . In these variant circuits, C 1 -D 1 serves to clamp the switch voltage and C 2 -D 2 serves to enhance the voltage gain. All the converters in Fig. 2 have the same voltage gain and switch clamp voltage as the proposed converter in Fig. 1(b) . Operation and analysis of the proposed converter are described next.
Operation and Analysis of Proposed Converter
The converter operation is described and analyzed using the circuit shown in Fig. 3 From the equivalent circuit in Fig. 3 (b), the following current relationships can be written:
where i in is the input current, i SW is the switch current, i D1 is a charging current from L m to C 1 , and i D2 is a discharging current from C 1 to C 2 . This mode is ended at time t 1 when SW is turned off.
Mode 2 (t 1 -t 2 ):
The equivalent circuit is shown in Fig.  3 .
That is,
Since v 1 is negative, i Lm decreases linearly and the energy stored in L m is released to charge C 1 via D 1 and to charge C 3 via D 3 . The voltage across SW is clamped to V C1 . Meanwhile, C 2 is discharged by the current i 2 . Notice that C 2 is connected in series with the input voltage source and the primary and secondary windings of the coupled inductor; the sum of the voltages across these components is equal to the output voltage.
From the equivalent circuit in Fig. 2(c) , the following current relationships can be written: 
This mode is ended at time t 2 when i D1 = 0 (i.e. C 1 is fully charged).
Mode 3 (t 2 -t 3 ):
The equivalent circuit is shown in Fig.  3(d) . SW is turned off, D 1 and D 2 are turned off, and D 3 is turned on. The primary voltage, v 1 , is the same as in mode 2 given by (8) . Since v 1 remains negative, i Lm continues to decrease and the energy stored in L m is released to charge C 3 via D 3 . Meanwhile, C 1 is floating. C 2 continues to be discharged by the current i 2 . Still, in this mode, C 2 is connected in series with the input voltage source and the primary and secondary windings of the coupled inductor; the sum of the voltages across these components is equal to the output voltage.
From the equivalent circuit in Fig. 3(d) , the following current relationships can be written: 2 ,
This mode is ended at time t 3 when SW is turned on, thereby repeating mode 1 again.
Based on (3) to (15) , key waveforms of the proposed converter can be drawn as shown in Fig. 4 . The time duration when SW is turned on (i.e. mode 1) is DT, where D is the duty cycle of SW and T a switching period. The time duration when SW is turned off (i.e. mode 2 and 3) is (1-D)T. The current i D1 , which is a charging current from L m to C 1 , has a triangle shape similar to that in the clampmode boost converter [12] . The current i D2 , which is a discharging current from C 1 to C 2 , is approximated by a pulse current with an amplitude I p . The bottom two waveforms in Fig. 4 depict the currents i C1 and i C2 . C 1 is discharged by i D2 during the time duration DT and charged by i D1 during the time duration (1-D)T. C 2 is charged by i D2 during DT and discharged by i 2 during (1-D)T.
In steady state, the voltage v 1 in Fig. 4 averaged over one switching period must be zero, that is ( )
The above equation yields
Note that V C1 = V C2 because C 1 and C 2 are connected in parallel during the operational mode 1 (Fig. 3(b) ) and, in this analysis, the capacitor voltages are assumed to be constant over one switching period. It can be seen from (17) 
Solving (18), the voltage gain of the proposed converter is obtained as
Comparing (19) to (1), it is evident that the voltage gain of the proposed converter is greater than the clamp-mode ) as a function of the duty cycle, with the different coupled inductor's turn ratios. From the graph, it can be seen that, for a given duty cycle, the gain becomes larger as n is increased. Hence, by appropriately selecting n, the proposed converter can provide the high voltage gain, without operating at the extreme duty cycle. By inspecting each operational mode in Fig. 3 , the blocking voltages of power semiconductor devices in the proposed converter circuit can be determined as given below ( )
1 ,
3,max 1 , 
Waveform Approximation and Analysis
To derive the expressions for I Lm,max , I sw,max , I D1,max , I 2,max , and I p in Fig. 4 , the proposed converter is assumed to be operating with the time interval in mode 2 relatively short compared with the time interval in mode 1 and 3. As a result, the operating mode 2 can be omitted from the converter operation and the waveforms in Fig. 4 can be approximated as shown in Fig. 6 , where the time interval t 1 -t 2 becomes zero and the operating mode 3 takes up the entire (1-D)T interval. It should be noted that as the time interval t 1 -t 2 approaches zero, i D1 becomes an impulse current which is represented by the vertical arrow in Fig. 6 . In figure, I Lm , I Lm,max , and I Lm,min are the average, maximum, and minimum magnetizing currents respectively. I sw,max is the maximum switch current. I 2 , I 2,max , and I 2,min are the average, maximum, and minimum secondary currents respectively. I 2,nom , which is an average value between I 2,max and I 2,min , is referred to as the nominal secondary current. The expressions for these current quantities are derived as follows.
Beginning with the secondary current, since i 2 is feeding C 3 in parallel with R, the average secondary current, I 2 , is equal to the output current, I o :
Given I 2 in (24), I 2,nom can be determined from 
The average input current, I in , in Fig. 6 can be expressed as 2, (1 ) .
Lm nom in
Lm o
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For the lossless converter, the input power is equal to the output power, i.e.
Substituting V o /V in in (19) and I in in (27) into (28), I Lm is obtained as
Given I Lm in (29), the maximum and minimum magnetizing currents can be found as 
Finally, in steady state, the positive and negative areas under the i C1 waveform in Fig. 4 must be equal, (38) provide a basis for determining current ratings of the power semiconductor devices used in the proposed converter. The validity of these derived current expressions is verified in the next section.
Experimental Results

Step-up Gain of 10
The proposed converter in Fig. 3 is prototyped as shown in Fig. 7 . The input voltage, V in , is 12V, the output voltage, V o , is 120V, and the switching frequency is 100kHz (the switching period T = 10µs). The load current, I o , can vary from 0.3A to 0.9A, which is equivalent to the output power between 36W and 108W. Table 1 lists the devices and components used in the prototype converter. Fig. 8 shows the output voltage and current waveforms measured from the prototype for the three loading conditions, i.e. I o = 0.3A, I o = 0.6A, and I o = 0.9A. In each case, the input voltage is fixed at 12V and the duty cycle of the MOSFET gate drive signal is adjusted to give the constant Table 1 . Devices and components used in the prototype converter Table 2 closely agree with the theoretical value. Also shown in Table 2 is the efficiency measurement result. The converter efficiency, defined as a product of the average output voltage (V o ) and current (I o ) divided by a product of the average input voltage (V in ) and current (I in ), has the maximum value of 92.8% at I o = 0.3A. The efficiency is reduced as the load current is further increased.
The decrease in efficiency at high load currents is caused by the increase in conduction losses of SW, D 1 , D 2 and D 3 . Fig. 9 shows the key current waveforms measured from the prototype, when I o = 0.9A. It can be seen that the measured current waveforms are similar to the theoretical waveforms in Fig. 4 . The important current quantities, which include I Lm,max , I 2,max , I p , and I SW,max are measured and compared with the calculation based on (30), (32), (35), and (36) respectively. The comparison results are given in Table 3 . It is seen that the calculated currents closely agree with the measured currents for all loading conditions. Furthermore, from the i D1 waveform in Fig. 9(b) , the time interval t 1 -t 2 is found to be t 12 = 2µs. Given this time interval, I D1max can be calculated from (38): The calculated I D1max is consistent with the actual value in Fig. 9(b) , where I D1,max ≈ 10A. The consistency between the calculated and measured results in all the above cases confirms the validity of the current expressions derived via waveform approximation in Section 4. Fig. 10 shows the waveforms of V C1 and V C2 measured from the prototype, when I o = 0.9A. Both capacitor voltages are relatively constant, with the amplitude V C1 = 28.8V and V C2 = 26.8V. The capacitor voltage measurement for all loading conditions is summarized in Table 4 . As seen in the table, the measured capacitor voltages conform with the calculation by (17) . Note that V C1 is slightly higher than V C2 because, when C 1 is discharged to C 2 in mode 1 (Fig.  3b) , there are some voltage drops across D 2 and SW. Fig. 11 shows the voltage waveforms across the power semiconductor devices measured from the prototype, when I o = 0.9A. As seen in the v sw waveforms, there is an initial voltage spike when SW is turned off caused by the leakage inductance of the coupled inductor. After the voltage spike has died out, the switch voltage is clamped to V C1 = 28.8V, corresponding with (20) . Subsequently, as the converter operation enters mode 3, SW is no longer clamped by C 1 and the switch voltage is reduced to about 26V imposed by the input voltage and primary voltage of the couple inductor (see Fig. 3(d) ). Similarly, the initial voltage spike and the subsequent voltage transition are also observed in the v D1 and v D2 waveforms. As seen in the bottom trace of Fig. 11 , v D3 exhibits a high frequency ringing, when D 3 is turned off. This is caused by the resonance between a leakage inductance of the coupled inductor and a parasitic capacitance of D 3 . It should be noted that in the experimental prototype, there is an RC snubber (R =150Ω and C =3nF) connected across D 3 ; therefore the effect of the resonance has been somewhat attenuated. Without the snubber, the ringing would be more pronounced. After the ringing has subsided, v D3 in Fig. 11 is subjected to the blocking voltage of 150V, which is lower than V D3,max = 165V calculated by (23).
Finally, a comparison is made between the proposed converter and the Integrated Boost Flyback Converter (IBFC) [5, 15] with regard to the stress of a power switch and converter efficiency. The IBFC prototype used in this study has the same circuit specifications and coupled inductor parameters as the proposed converter. Fig. 12 shows the voltage and current waveforms of the MOSFET switch measured from the two prototype circuits. It can be seen that the peak switch voltages and currents in both converters are similar; hence the devices are essentially subjected to the same level of stresses. Despite the equal voltage and current stresses on the power switches, the voltage gain of the proposed converter (19) nonetheless is higher than the IBFC, whose gain is identical to the clampmode boost converter in (1). Thus, as evident in Fig. 12 , the MOSFET switch of the IBFC has to operate with the greater duty cycle (the longer conduction time) than the proposed converter in order to achieve the tenfold step-up gain. The greater duty cycle causes the average switch current of the IBFC to be higher than the proposed converter. The higher average currents yield the greater conduction losses, which are responsible for the efficiency of the IBFC being lower than the proposed converter for the entire load currents, as shown in Fig. 13 .
5.2
Step-up Gain of 5
The prototype converter in Fig. 7 is also experimented at a step-up gain of 5 with V in = 24V, V o = 120V and I o = 0.3A to 1.8A (i.e. P o = 36W to 216W). The circuit parameters and components are the same as those listed in Table 1 . The purpose of this experiment is to demonstrate that the proposed converter can work satisfactorily at a different step-up gain. The duty cycle and efficiency measurement are shown in Table 5 . When the load current is increased from I o = 0.3A to 1.8A, the duty cycle required to maintain V o at 120V has increased slightly from 0.25 to 0.32, and the converter efficiency drops from 92.7% to 81%. As explained before, the higher duty cycle is needed to compensate for the increased voltage drop in the circuit at higher load power. Meanwhile, the efficiency decreases at higher load power due to the increase in conduction losses. Fig. 14 . shows the key current waveforms measured at the maximum load power (P o = 216W). The waveforms generally resemble their counterparts in Fig. 9 . The duty cycle of the MOSFET switch is evidently lowered for the step-up gain of 5 as can be seen by comparing the width of the i sw waveforms in Fig. 9 and Fig. 14. 
Conclusion
This paper has proposed a novel clamp-mode coupled inductor boost converter with a high step-up voltage gain. It was developed from the original clamp-mode converter in Fig. 1(a) by incorporating an additional capacitor (C 2 ) and diode (D 2 ). During a turn-off period of the main switch, C 2 is discharged in series with the input voltage source and the primary and secondary windings of the coupled inductor. As a result, the voltages across these components are added together to produce the output voltage. Due to the contribution by C 2 , the voltage gain of the proposed converter is higher than the clamp-mode boost converter. The operation of the proposed converter was described and analyzed, leading to the mathematical expressions for the voltage gain, switch clamp voltage, and various current quantities. The calculation by the derived expressions was found to be highly consistent with the measurement results from the prototype circuit, confirming the validity of the presented analysis. The experimental prototype converter was tested for step-up gain of 10 and 5. Both cases yield the similar value of maximum efficiency.
